EMCFebruary 27, 202612 min read

EMC Design: How to Pass CE/FCC Testing on the First Attempt

A practical guide to EMC pre-compliance testing, PCB layout for low emissions, and common failure modes that cause first-attempt failures at the test house.

Why Most Products Fail EMC on the First Attempt

Approximately 50–70% of products fail EMC testing on their first submission. The cost is significant: lab time runs $1,000–$ 5,000 per day, and a failed test means redesigning the PCB, rebuilding prototypes, and rebooking. Yet most failures are preventable with good pre-compliance habits.

This guide covers the most common failure modes and how to fix them before you ever walk into a test house.

---

Understanding the Standards

CE Marking (Europe)

For CE marking, electronic products must comply with the Electromagnetic Compatibility Directive (2014/30/EU). For most products you'll test against:

CISPR 32 (multimedia equipment, replacing EN 55022)
CISPR 25 (vehicle components)
EN 61000-4-x (immunity tests)

FCC Part 15 (United States)

Part 15B covers unintentional radiators — anything with a clock frequency above 9 kHz. Class A is for commercial/industrial, Class B for residential use.

Key Limits

Standard	Test	Limit (Class B)	Distance
CISPR 32	Radiated	30 dBμV/m (30–230 MHz)	3 m
CISPR 32	Conducted	66–56 dBμV (0.15–30 MHz)	—
FCC 15B	Radiated	100 μV/m (30–88 MHz)	3 m
FCC 15B	Radiated	150 μV/m (88–216 MHz)	3 m
FCC 15B	Radiated	200 μV/m (216–960 MHz)	3 m
FCC 15B	Radiated	500 μV/m (>960 MHz)	3 m

Use the Radiated Emission Estimate calculator to predict your loop's radiated emissions before building.

---

The Physics of EMI: Why PCBs Radiate

Every current loop on your PCB is a small antenna. The radiated electric field from a small loop is:

E \approx \frac{263 \cdot f^2 \cdot A \cdot I}{r} \quad [\text{V/m, f in MHz, A in m}^2]

where $f$ is frequency, $A$ is loop area, $I$ is current, and $r$ is distance to the receiver.

From this equation, three design levers emerge:

1. Reduce loop area — keep return paths close to signal paths 2. Reduce frequency content — use slower edges, add RC snubbers 3. Reduce current — use series termination, reduce drive strength

---

The Top 5 Causes of First-Attempt Failures

1. Power Supply Switching Noise

Buck converters and boost converters generate substantial conducted and radiated emissions at their switching frequency and harmonics. A 200 kHz switcher can produce significant energy at 600 kHz, 800 kHz, 1 MHz...

Fix: Add a common-mode choke + X/Y capacitors at the power entry point. Use the Common Mode Choke calculator to size it. Target 40 dB attenuation at the problem frequency.

2. Crystal/Clock Oscillator Harmonics

A 48 MHz crystal has harmonics at 96, 144, 192 MHz — all in the CISPR test band. High-speed digital clocks are the most common source of radiated emissions failures.

Fix:

Use spread-spectrum clocking (SSC) if your MCU supports it — typically reduces peak emissions by 10–15 dB
Add ferrite beads on clock lines
Shield the oscillator or run it on an inner layer with ground pours above and below

3. Differential-Mode Conducted Emissions from SMPS

The switching ripple at the input/output of a converter generates differential-mode conducted emissions.

Fix: Add an LC filter. Use the Conducted Emissions Filter calculator to design it. Place bulk capacitance close to the converter, and ensure the ground connection is short.

4. Poor Ground Plane Design

Interrupted ground planes force return currents to take long, high-inductance paths. At high frequencies, this creates high ground impedance that allows noise to couple to external cables.

Fix: Use a continuous ground plane on Layer 2 (directly under component layer). Never route signal traces on the ground layer. Use the Ground Plane Impedance calculator to understand AC ground impedance.

5. Cables Acting as Antennas

External cables — USB, HDMI, power — are connected to your board and become antennas for board-generated noise. A 30 cm cable resonates near 500 MHz.

Fix: Add common-mode chokes at every external connector. Filter the signal lines. Ensure cable shield termination is low-impedance (360° shield termination at the connector, not a pigtail).

---

Pre-Compliance Testing

Don't wait until the final prototype. Do pre-compliance testing at each stage:

Stage 1 — Schematic Review

Check: Is there an EMI filter at power input?
Check: Are high-speed clocks away from I/O connectors?
Check: Is there a ground plane?

Stage 2 — PCB Layout Review

Check: Loop area of SMPS switching node (inductor, MOSFET, catch diode)
Check: Decoupling capacitor placement (within 1 mm of IC power pin)
Check: Return path continuity under all high-speed traces

Stage 3 — First Prototype Buy a low-cost near-field probe set (~$50) and scan your board:

H-field probes near the switching node show magnetic field hotspots
E-field probes near ICs and connectors show electric field coupling

Use the EMI Margin Budget calculator to budget 12 dB margin: 6 dB for measurement uncertainty, 6 dB for production variation.

---

Shielding as a Last Resort

Shielding should be a last resort, not a first line of defense. A metal enclosure provides 40–80 dB of shielding effectiveness, but only if:

1. All seam gaps are smaller than λ/20 at the highest frequency 2. Cables are filtered at the point of entry 3. The shield has low-impedance grounding

Use the Shielding Effectiveness calculator to understand how slot size affects shielding. A 10 cm slot limits shielding to about 30 dB at 1 GHz.

---

ESD and Immunity

CE testing includes immunity tests. IEC 61000-4-2 (ESD) is often the hardest to pass:

Level 4: ±8 kV contact, ±15 kV air discharge
Human Body Model: 100 pF discharged through 1.5 kΩ

Fix: Add TVS or ESD clamp diodes at every external port. Select an ESD diode with clamping voltage ≤ 2× the supply rail.

---

Summary Checklist

[ ] EMI filter on power entry (common-mode choke + X/Y caps)
[ ] Continuous ground plane on Layer 2
[ ] Decoupling caps within 1 mm of each IC power pin
[ ] Spread-spectrum clock enabled
[ ] Ferrite bead on each external interface
[ ] ESD protection on all I/O pins
[ ] Near-field scan with probe set before final submission
[ ] 12 dB margin in pre-compliance measurements

← Back to Blog