Skip to content
RFrftools.io
Power

MOSFET Power Dissipation Calculator

Calculate MOSFET conduction loss, switching loss, total power dissipation, junction temperature, and efficiency for power electronics design

Loading calculator...

Formula

Pcond=ID2×RDS(on),Psw=0.5×VDS×ID×(tr+tf)×fswP_cond = I_D² × R_DS(on), P_sw = 0.5 × V_DS × I_D × (t_r + t_f) × f_sw
I_D— Drain current (A)
R_DS(on)— On-resistance (Ω)
V_DS— Drain-source voltage (V)
f_sw— Switching frequency (Hz)
t_r— Rise time (s)
t_f— Fall time (s)

How It Works

The MOSFET power dissipation calculator determines conduction losses, switching losses, and thermal requirements for power transistor applications — essential for motor drives, DC-DC converters, and high-current switching circuits. Power electronics engineers, inverter designers, and thermal management specialists use this tool to prevent device failure and optimize efficiency. According to Erickson & Maksimovic's 'Fundamentals of Power Electronics', total MOSFET power loss comprises conduction loss Pcond = Irms² × Rds(on) and switching loss Psw = ½ × Vin × Iout × (tr + tf) × fsw. For silicon MOSFETs, Rds(on) increases 40-100% from 25°C to 125°C junction temperature per Infineon application note AN-2014-02 — always use hot Rds(on) for thermal calculations. Gate charge Qg determines driver power and switching speed: Pgate = Qg × Vgs × fsw dissipates in the driver circuit. Modern GaN FETs achieve 50% lower switching losses than silicon at 500 kHz due to 5× faster switching (10 ns vs 50 ns), enabling >99% efficiency in server power supplies per Efficient Power Conversion (EPC) design guides.

Worked Example

Design thermal management for a synchronous buck converter high-side MOSFET. Specifications: Vin = 48 V, Vout = 12 V, Iout = 10 A, fsw = 200 kHz, D = 0.25. MOSFET: Infineon IPB072N15N5 (Rds(on) = 7.2 mΩ @ 25°C, Qg = 62 nC, tr = 12 ns, tf = 6 ns). Step 1: Calculate RMS current — Irms = Iout × √D = 10 × 0.5 = 5 A. Step 2: Conduction loss — Rds(on) @ 100°C = 7.2 mΩ × 1.6 = 11.5 mΩ. Pcond = 5² × 11.5m = 288 mW. Step 3: Switching loss — Psw = ½ × 48 × 10 × (12n + 6n) × 200k = 864 mW. Step 4: Gate drive loss — Pgate = 62n × 10 V × 200k = 124 mW (in driver, not MOSFET). Step 5: Total MOSFET loss — Ptotal = 288 + 864 = 1.15 W. Step 6: Thermal design — For Tj < 100°C at 50°C ambient: θJA < (100-50)/1.15 = 43°C/W. D2PAK on 1 in² copper (θJA = 40°C/W) meets requirement.

Practical Tips

  • ✓Per Texas Instruments' 'GaN FET Design Guide', replace silicon MOSFETs with GaN at fsw > 200 kHz — GaN's 10× lower Qg and zero Qrr reduce total losses by 40-60%, enabling 1 MHz+ operation without heatsinks
  • ✓Use thermal interface material (TIM) with θTIM < 0.5°C/W for surface-mount packages — Bergquist Gap Pad 5000S35 achieves 0.3°C/W, reducing Tj by 15-20°C compared to bare PCB mounting
  • ✓Implement adaptive dead-time control to minimize body diode conduction — TI UCC21520 isolated driver adjusts dead-time from 20-100 ns based on load current, reducing dead-time losses by 30%

Common Mistakes

  • ✗Using 25°C Rds(on) for thermal calculations — silicon MOSFET Rds(on) increases 1.5-2× at operating temperature; a 10 mΩ device at 25°C may exhibit 20 mΩ at 150°C, doubling conduction losses
  • ✗Neglecting switching losses at high frequency — at 500 kHz, switching losses often exceed conduction losses; a 10 A/48 V MOSFET with 30 ns total switching time dissipates 3.6 W in switching alone
  • ✗Ignoring reverse recovery losses in body diode — synchronous buck dead-time causes body diode conduction; silicon diode Qrr = 100-500 nC causes additional 0.5-2 W loss at 200 kHz

Frequently Asked Questions

Per Infineon application note AN-2014-02: Ptotal = Pcond + Psw + Pgate. Pcond = Irms² × Rds(on)_hot. Psw = ½ × Vds × Id × (tr + tf) × fsw. Pgate = Qg × Vgs × fsw (dissipated in driver). For synchronous rectifiers, add body diode losses: Pdiode = Vf × Id × tdead × fsw × 2. Total accuracy typically ±15-20% due to switching waveform non-ideality.
Primary factors: (1) Load current (Pcond ∝ I²), (2) Switching frequency (Psw ∝ fsw), (3) Operating voltage (Psw ∝ Vds), (4) Temperature (Rds(on) ∝ T^1.5 for silicon), (5) Gate drive voltage (lower Vgs increases Rds(on)). Secondary factors: gate resistance, Miller plateau charge, reverse recovery charge. GaN and SiC devices exhibit lower temperature coefficient (1.2-1.4× from 25°C to 125°C vs 1.6-2× for silicon).
Excessive dissipation causes thermal runaway and device failure. Per MIL-HDBK-217F, MOSFET failure rate doubles for every 10-12°C increase above 100°C junction temperature. At Tj = 175°C (typical silicon maximum), failure rate is 16× higher than at 125°C. Thermal cycling (on/off) causes additional mechanical stress — solder joint fatigue limits automotive MOSFETs to 10,000-100,000 thermal cycles per Infineon reliability data.
Per TI power design guide: (1) Low-frequency applications (<100 kHz): minimize Rds(on), ignore Qg (choose large die for low conduction loss), (2) High-frequency applications (>500 kHz): optimize Rds(on) × Qg product (figure of merit), (3) Calculate optimal die size where Pcond = Psw (balanced losses minimize total). GaN achieves 10× better Rds(on) × Qg FOM than silicon, dominating high-frequency designs.
Silicon MOSFETs exhibit positive temperature coefficient: Rds(on)(T) = Rds(on)(25°C) × (T/298)^α, where α = 1.5-2.5 depending on voltage rating. Per Infineon datasheets: 40 V devices α ≈ 1.5, 100 V devices α ≈ 2.0, 600 V devices α ≈ 2.3. This means Rds(on) at 125°C is 1.5-2.0× higher than 25°C value. SiC MOSFETs have lower coefficient (α ≈ 1.0), maintaining lower losses at high temperature.

Shop Components

As an Amazon Associate we earn from qualifying purchases.

DC-DC Buck Converter Modules

Adjustable step-down converter modules for bench and prototype use

Amazon →

LDO Voltage Regulator Kit

Assorted low-dropout linear regulators for prototyping

Amazon →

Electrolytic Capacitor Kit

Aluminum electrolytic capacitor kit for power supply filtering

Amazon →

Power Inductor Kit

Assorted shielded power inductors for switching supply designs

Amazon →

Related Calculators

Power

Buck Converter

Design a synchronous buck (step-down) converter: calculate duty cycle, inductor value, output capacitor, and input capacitor.

General

MOSFET Operating Point

Calculate MOSFET drain current, saturation voltage, transconductance, and operating region (cutoff, triode, saturation) for NMOS transistors

Power

LDO Dropout

Calculate LDO regulator power dissipation, junction temperature rise, minimum input voltage, efficiency, and headroom for linear regulator design

Power

Voltage Divider

Calculate voltage divider output voltage, current, Thévenin impedance, and power dissipation from Vin, R1, and R2. Ideal for bias networks and level shifting.