S-Parameter De-embedding: Removing Fixture Connectors from VNA Measurements
A practical walkthrough of the S-parameter analysis pipeline: viewing raw VNA data, identifying connector response, applying time gating to isolate a PCB trace DUT, checking passivity, and cascading a de-embedding file to get clean trace-only S-parameters.
Contents
The Problem: Your VNA Measures the Fixture Too
You've just measured a 10 cm microstrip trace on a Rogers 4003C test board to characterize insertion loss from DC to 10 GHz. You export the .s2p file, plot S21, and immediately notice a broad notch around 7 GHz you didn't expect. Before you flag it as a board fabrication problem, ask yourself: did you calibrate to the SMA connector launch, or to the reference plane at the trace edge?
In most bench setups, the answer is the former. The two SMA connectors used to connect the board to the VNA are inside your calibration plane. Their combined response — including the via transitions, the connector body, and any discontinuity at the launch pad — is sitting on top of your trace measurement. De-embedding removes that fixture response so you're left with the trace S-parameters only.
The S-Parameter Analysis Pipeline tool lets you chain four operations on a single .s2p file: View, Passivity Check, Time Gate, and De-embed. Here is how to work through them in order.
Step 1: View — Know What You Are Looking At
Load your 2-port .s2p file from the VNA with these pipeline settings:
| Parameter | Value |
|---|---|
| Reference Impedance | 50 Ω |
| Freq Start | 0 (use file range) |
| Freq Stop | 0 (use file range) |
| Operations | View |
What flags a connector-dominated response? Watch for:
- A sharp S11 peak (poor return loss) below 2 GHz — typical of an SMA launch pad that is too wide for 50 Ω
- Ripple in S21 with a periodicity that corresponds to twice the electrical length of the connector body (~50–100 ps round trip)
- Any notch that coincides with a quarter-wave resonance of the connector pin length
Step 2: Passivity Check — Catch Calibration Errors Early
Before investing time in gating and de-embedding, run the Passivity Check operation. A passive, lossless 2-port must satisfy:
If this sum exceeds 1.0 at any point — even by 0.01 — your file is non-passive. Common causes:
- VNA calibration drift (recalibrate if the board temperature changed more than 5 °C since cal)
- Port mismatch: the file was saved as 50 Ω but the VNA was set to 75 Ω during measurement
- Connector movement between port-1 and port-2 measurement sweeps on a 1-port VNA
Step 3: Time Gate — Isolate the DUT
Time gating transforms the S-parameter data into the time domain (via IFFT), applies a windowed gate around the DUT response, then transforms back to frequency (FFT). The result is an S-parameter set where the connector responses have been suppressed.
For an SMA-to-SMA fixture measuring a 10 cm trace, typical gating parameters are:
- Gate center: set to the mid-point of the trace electrical delay (~500 ps for 10 cm on FR4)
- Gate span: trace electrical length plus ~100 ps margin on each side
- Window function: Kaiser-Bessel (reduces time-domain sidelobes at the cost of frequency resolution)
- S11 ripple reduced — the reflections from the connectors are gated out
- S21 now rises slightly at high frequency relative to the ungated version — the connectors were adding insertion loss that is now removed
- The notch you saw at 7 GHz is gone or much shallower — confirming it was a connector resonance, not a trace defect
Step 4: De-embed — Apply the Fixture Model
Time gating is a broadband approximation. For highest accuracy, use a dedicated fixture de-embedding file — a separately measured .s2p of the SMA connector alone on a short thru substrate. The pipeline cascades its inverse (S-matrix inversion) with your DUT measurement:
To generate the fixture file, measure a matched thru board (same substrate, same launch geometry, zero-length trace) and save it as a separate .s2p. Load it into the De-embed operation.
| De-embed Input | Value |
|---|---|
| Port 1 fixture file | sma_launch_port1.s2p |
| Port 2 fixture file | sma_launch_port2.s2p |
| Reference impedance | 50 Ω |
Reading the Final Output
With the de-embedded S-parameters in hand, the three numbers that matter most are:
- Insertion loss at your signal bandwidth edge — if you are running a 10 Gbps NRZ signal, check S21 at 5 GHz (the Nyquist frequency). Keep it above −3 dB for clean eye opening.
- Return loss across the band — below −15 dB (VSWR < 1.4:1) is acceptable for most PCB traces. Below −20 dB is good.
- Group delay flatness — a steeply varying group delay causes intersymbol interference (ISI). The De-embed output includes a group delay plot; keep variation below ±20 ps across the signal band.
Related Articles
Eye Diagram Analysis for 10 Gbps SerDes: Validating Your Channel Before You Spin
A PCB designer routes a 10 Gbps SerDes lane across a 20 cm FR-4 trace with two connectors. Learn how to use S-parameter data and an eye diagram simulation to catch a failing channel before committing to fab.
Mar 1, 2026
EMC / CompliancePredicting Radiated Emissions Before FCC Testing: A PCB Engineer's Walkthrough
A hardware startup's SBC fails FCC Part 15 Class B pre-compliance on the first scan. Follow the analysis in the EMI Radiated Emissions Estimator to identify the dominant sources, predict which harmonics will hit the limit, and verify that three targeted design changes bring the 95th-percentile emission below the FCC threshold.
Mar 1, 2026
PCB DesignFDTD Via Simulation: Why Your 10 Gbps Signal Hates Via Stubs
A step-by-step guide to running an FDTD simulation of a through-via transition in FR-4. Covers how to set up the simulation, interpret S11/S21 results, understand stub resonance frequency, and decide when back-drilling is worth the cost.
Mar 1, 2026