Coplanar Waveguide Calculator (CPW & GCPW)
Calculate coplanar waveguide impedance for CPW and grounded CPW (GCPW/CBCPW). Get Z₀, effective dielectric constant, propagation delay, and the gap width for 50 Ω.
Formula
Reference: R. N. Simons, "Coplanar Waveguide Circuits, Components and Systems", Wiley 2001, ch. 2
How It Works
Coplanar waveguide (CPW) puts the signal conductor and its return grounds on the same copper layer, separated by two narrow gaps. That single change fixes several problems microstrip has at high frequency: the return current sits micrometres away instead of a substrate thickness away, the fields stay tightly bound to the gaps, and impedance stops depending on how thick the laminate happens to be.
The closed-form solution comes from conformal mapping. Transforming the cross-section turns the awkward three-conductor geometry into a parallel-plate capacitor, and the whole impedance falls out of one ratio of complete elliptic integrals:
where is the centre conductor width, is the gap to each coplanar ground, and . Notice what is missing: substrate height appears nowhere. For an ideal CPW on an infinitely thick substrate, impedance depends only on the ratio — scale the whole cross-section up or down and does not move.
Grounded CPW
In practice nobody builds on an infinitely thick substrate, and most designs add a ground plane on the far side to carry heat and provide a solid reference for the rest of the board. That is grounded CPW, also called GCPW or conductor-backed CPW. The backing plane pulls some field down into the substrate, which raises the effective permittivity and lowers impedance:
with . As the substrate gets thicker, , , and the expression collapses back to — the ungrounded CPW answer. That limit is a useful sanity check on any CPW tool.
Copper thickness matters twice
Finite metal thickness is not a second-order detail in CPW. The sidewalls widen the strip and narrow the gap, which lowers — that much is standard. Less often modelled is what it does to : the strip sidewall faces the ground sidewall across the gap, above the substrate surface, so that added capacitance is in air. It raises the air and substrate capacitances by the same absolute amount and therefore pulls down.
The effect is large. At 1 oz copper on a 0.3 mm gap it is worth about 3.5%, and at 2 oz on a 0.15 mm gap over 13%. A zero-thickness formula misses all of it, and the error propagates straight into propagation delay and guided wavelength.
The regime that matters
Grounded CPW only behaves like CPW while the coplanar grounds dominate. Once the gap grows much larger than the substrate height, most field lines terminate on the backing plane instead, and the structure quietly turns into microstrip with some useless copper either side. Keep the gap comparable to or smaller than the substrate height to stay in the CPW regime.
The other practical requirement is stitching. The coplanar grounds and the backing plane form a parallel-plate cavity, and if they are only connected at the board edges that cavity will resonate somewhere in band. Rows of vias down both sides of the line short the two grounds together and push the cavity modes above the operating frequency.
Worked Example
Problem: Design a 50 ohm grounded CPW on Rogers RO4003C (er = 3.55, h = 0.508 mm / 20 mil) with 1 oz copper, for a 6 GHz front end.
Step 1 - Pick a centre conductor width. Start at W = 1.0 mm, comfortably wider than the 0.1 mm minimum feature and wide enough to keep conductor loss low.
Step 2 - Compute the ideal modulus for a trial gap of G = 0.3 mm: k = W/(W + 2G) = 1.0/(1.0 + 0.6) = 0.625 k' = sqrt(1 - 0.625^2) = 0.7806
Step 3 - Elliptic ratios. For k = 0.625, K(k)/K(k') = 0.90369. The backing plane contributes a second modulus k3 = tanh(pi*W/4h)/tanh(pi*(W+2G)/4h) = 0.92620, giving K(k3)/K(k3') = 1.47944.
Step 4 - Effective permittivity at zero thickness. With q = 1.47944/0.90369 = 1.63712: er_eff = (1 + 3.55*1.63712)/(1 + 1.63712) = 2.583 Z0 = (eta0/2) / (sqrt(2.583) (0.90369 + 1.47944)) = 188.365 / (1.6072 2.38313) = 49.18 ohm
Step 5 - Add the copper. 35 um of metal does two things. The sidewalls widen the strip and narrow the gap, which lowers impedance; and the sidewall-to-sidewall capacitance sits in air above the substrate, which pulls er_eff down from 2.583 to 2.501. Together: Z0 = 48.14 ohm Neglecting the er_eff shift here would overstate the effective permittivity by about 3% and the propagation delay with it.
Step 6 - Slightly low. Widening the gap reduces coupling to the coplanar grounds and raises impedance; the solver reports G = 0.414 mm for exactly 50 ohm. Round to a fabricable 0.45 mm and re-check: Z0 = 50.44 ohm, inside a 1% window.
Step 7 - Check the regime. G/h = 0.45/0.508 = 0.89, comfortably below 1, so the coplanar grounds still dominate and this is genuinely CPW rather than disguised microstrip.
Step 8 - Stitching vias. At 6 GHz the guided wavelength is about 31 mm, so lambda/20 = 1.5 mm. Place ground vias every 1.0 to 1.5 mm down both sides, tightening to 0.5 mm within a few millimetres of the connector launch.
Practical Tips
- ✓Keep the width-to-gap ratio constant through every taper, bend, and pad transition — that is what preserves impedance, not the absolute dimensions.
- ✓Grounded CPW is usually the better launch structure at a connector, because the coplanar grounds line up naturally with the connector's outer contacts.
- ✓Use the widest centre conductor your gap tolerance allows. Conductor loss falls with width, and etch tolerance becomes a smaller fraction of both the width and the gap.
- ✓Space stitching vias at one twentieth of a wavelength or closer at the highest frequency of interest, and tighten the spacing near discontinuities.
- ✓On thin substrates check whether grounded CPW is buying you anything. Below about 0.2 mm the backing plane dominates regardless of gap, and plain microstrip is simpler to fabricate.
- ✓Watch surface roughness on low-loss laminates. CPW concentrates current at the gap edges, so edge roughness costs more than it does in microstrip.
Common Mistakes
- ✗Letting the gap grow much wider than the substrate height on a grounded CPW. The backing plane then dominates and the line is really microstrip — the CPW formula will disagree with measurement by tens of percent.
- ✗Omitting stitching vias between the coplanar grounds and the backing plane. The two form a parallel-plate cavity that resonates in band and shows up as sharp, unexplained suck-outs in S21.
- ✗Assuming impedance scales with substrate thickness the way it does for microstrip. For ungrounded CPW it barely depends on thickness at all — only the width-to-gap ratio matters.
- ✗Ignoring copper thickness. At 1 oz on a 0.15 mm gap the metal is a quarter of the gap width, and neglecting the thickness correction overestimates impedance by several percent.
- ✗Necking the centre conductor down without narrowing the gap proportionally. Impedance is set by the ratio, so any taper has to keep width and gap in step or it becomes an impedance discontinuity.
Frequently Asked Questions
Methodology & References
References
- Coplanar Waveguide Circuits, Components and Systems, ch. 2 — R. N. Simons, Wiley 2001
- Transmission Line Design Handbook, §3.3 (coplanar lines) — B. C. Wadell, Artech House 1991
- Handbook of Mathematical Functions, ch. 17 (elliptic integrals) — Abramowitz & Stegun, NBS 1964
Complete elliptic integrals are evaluated by the arithmetic-geometric mean, which converges quadratically to double precision. The grounded-CPW branch is checked against its own limit: as substrate height grows the result converges to the ungrounded CPW value, with εr_eff → (1 + εr)/2. Copper thickness is modelled on both quantities — it widens the strip and narrows the gap for Z₀, and its sidewall capacitance sits in air, which lowers εr_eff. Validated against a 2-D electrostatic solver (itself checked against the analytic zero-thickness result to 0.11%) across ½–2 oz copper and four geometries: εr_eff within 0.52%, impedance within about 1%.
Advanced Simulation Tools
Shop Components
As an Amazon Associate we earn from qualifying purchases.
Related Calculators
RF
Microstrip Impedance
Calculate microstrip impedance using Hammerstad-Jensen equations. Get Z0, effective dielectric constant, and propagation delay for PCB trace design. Free, instant results.
PCB
Controlled Z
Calculate characteristic impedance for surface microstrip, embedded microstrip, and stripline PCB traces. Get Z0, effective Er, and target trace width. Free, instant results.
RF
Skin Depth
Calculate skin depth and surface resistance for copper, aluminum, and other conductors at any frequency. Essential for RF shielding and PCB design. Free, instant results.
RF
Coax Impedance
Calculate coaxial cable characteristic impedance (Z0), capacitance, inductance per meter, and TE11 cutoff frequency from conductor dimensions. Free, instant results.