Asymmetric Stripline Impedance Calculator
Calculate the characteristic impedance of an offset (asymmetric) stripline where the trace sits closer to one reference plane than the other. Compares against the centred case.
Formula
Reference: S. B. Cohn, "Characteristic Impedance of the Shielded-Strip Transmission Line", IRE Trans. MTT-2, 1954; IPC-2141A
How It Works
A symmetric stripline sits exactly halfway between two reference planes. Real stack-ups almost never do that, because prepreg and core come in fixed thicknesses and the layer arrangement rarely divides evenly. What you actually build is an offset or asymmetric stripline: dielectric to the nearer plane, to the farther one.
The starting point is Cohn's superposition. The trace sees two half-structures — one bounded by the near plane, one by the far plane. Mirror each half about its own plane and you get an ordinary symmetric stripline of spacing , whose capacitance is twice that of the half it came from. The two halves share one conductor, so their capacitances add:
using the exact conformal-mapping solution for each half rather than the familiar logarithmic approximation, which carries a few percent of its own error and needs a second branch for wide traces.
Why superposition alone is not enough
Superposition quietly assumes a magnetic wall on the trace plane outside the trace, so no field may wrap around the trace edge from one half to the other. Writing , it always returns the symmetric fringing no matter how offset the trace is — while the true fringing grows sharply as the trace nears a plane. That single omission is the entire error, and it reaches 14% at extreme offset.
This calculator adds the missing fringing back, using a correction fitted to a method-of-moments field solver. Two properties are preserved exactly: set and the result collapses bit-for-bit to the symmetric stripline; push either gap toward zero and the impedance correctly goes to zero. Several published approximations fail both checks, returning values above the symmetric case or refusing to collapse at all.
Where the return current goes
The practical consequence of asymmetry is not the impedance shift — that is easily compensated by adjusting trace width. It is the return current distribution. Return current splits between the two planes roughly in inverse proportion to the dielectric distance, so with a 3:1 asymmetry the near plane carries something like three quarters of it. Any split, void, or antipad cluster in that near plane forces the return to detour, and the resulting loop area shows up as crosstalk and radiated emission.
Accuracy
Because the zero-thickness building block is the exact conformal-mapping solution, it holds at every trace width — no narrow/wide branch and no discontinuity where the two would meet. Against a method-of-moments field solver the result stays within 0.7% across the whole practical range of trace widths and offsets. Copper thickness is handled by Cohn's fringing increment, which is exact for wide traces and vanishes correctly at zero thickness.
Worked Example
Problem: An 8-layer stack-up puts a signal layer 0.2 mm below the L2 ground plane and 0.6 mm above the L5 plane, with 1 oz copper and FR4 (er = 4.2). Find the impedance of a 0.15 mm trace and compare it against a centred trace in the same cavity.
Step 1 - Plane-to-plane spacing: b = h1 + h2 + t = 0.2 + 0.6 + 0.035 = 0.835 mm
Step 2 - Mirror the near half. Equivalent symmetric spacing b_a = 2*h1 + t = 0.435 mm, solved with the exact elliptic form: Z_a = 47.31 ohm
Step 3 - Mirror the far half, b_b = 2*h2 + t = 1.235 mm: Z_b = 77.18 ohm
Step 4 - Combine the two halves, then restore the fringing that plain superposition omits. The trace sits 3:1 off centre, so the correction is worth a few percent: Z0 = 57.99 ohm
Step 5 - Compare with a centred trace in the same 0.835 mm cavity: Z_sym = 65.52 ohm
The offset costs about 11.5%. To recover 50 ohm you would widen the trace, not move the layer.
Step 6 - Return-current check. h2/h1 = 3, so the L2 plane carries the majority of the return. Route the L2 plane solid beneath this net; a split there matters far more than one in L5.
Practical Tips
- ✓Compensate for an offset by adjusting trace width, not by asking for a non-standard prepreg. Width is free; custom lamination is not.
- ✓Keep the near reference plane solid and unbroken for the whole route. That is where the return current is.
- ✓Ask your fabricator for their impedance-controlled stack-up before you finalise widths — their pressed prepreg thicknesses will differ from the datasheet nominal.
- ✓If the asymmetry ratio exceeds about 5, treat the far plane as decorative for signal-integrity purposes and design around the near plane alone.
- ✓When two signal layers share a plane pair, check both for impedance separately — they will not match unless the stack-up is symmetric.
- ✓Verify any impedance tool against the symmetric case first: set the two heights equal and confirm it returns exactly the centred-stripline value.
Common Mistakes
- ✗Using the symmetric stripline formula with b = h1 + h2 + t and assuming the offset does not matter. It does — an offset trace has lower impedance than a centred one in the same cavity, typically by 5 to 15%.
- ✗Treating both planes as equally important for return current. The near plane carries most of it, so a split there is far more damaging than the same split in the far plane.
- ✗Trusting a calculator that uses plain superposition without a fringing correction. It reads high — a few percent at modest offsets, up to 14% when the trace sits close to one plane.
- ✗Modelling the stack-up you asked for rather than the one the fabricator will build. Prepreg thickness after lamination depends on copper coverage, so confirm the pressed dimensions.
- ✗Forgetting that copper thickness enters both the plane spacing and the effective trace width. At 2 oz on a thin stack-up, neglecting it shifts impedance by several ohms.
Frequently Asked Questions
Advanced Simulation Tools
Shop Components
As an Amazon Associate we earn from qualifying purchases.
Related Calculators
PCB
Controlled Z
Calculate characteristic impedance for surface microstrip, embedded microstrip, and stripline PCB traces. Get Z0, effective Er, and target trace width. Free, instant results.
PCB
Dual Stripline
Calculate impedance for both signal layers of a dual stripline (two routing layers sharing one plane pair), plus the broadside crosstalk penalty when traces overlap.
PCB
Differential Pair
Calculate Zdiff and Zcommon for edge-coupled microstrip pairs. Design USB, HDMI, and Ethernet differential pairs with odd/even mode impedance. Free, instant results.
PCB
Broadside Pair
Calculate differential and common-mode impedance for a broadside-coupled pair — two traces stacked on adjacent layers — for both shielded (between planes) and unshielded geometries.