Skip to content
RFrftools.io
PCB

Differential Pair Impedance Calculator

Calculate Zdiff and Zcommon for edge-coupled microstrip pairs. Design USB, HDMI, and Ethernet differential pairs with odd/even mode impedance. Free, instant results.

Loading calculator...

Formula

Zdiff=2Zodd≈2Z0(1−Qe), Zcom=Zeven2≈Z0(1+Qe)2Z_{diff} = 2Z_{odd} \approx 2Z_0(1-Qe),\ Z_{com} = \frac{Z_{even}}{2} \approx \frac{Z_0(1+Qe)}{2}

Reference: IPC-2141A; Wadell Chapter 3.7

Z₀— Single-ended microstrip impedance (Hammerstad-Jensen) (Ω)
Q— Normalized edge-to-edge gap: 2S/W
Qe— Empirical coupling coefficient: exp(−0.347Q)
Z_odd— Odd-mode impedance = Z₀(1 − Qe) (Ω)
Z_even— Even-mode impedance = Z₀(1 + Qe) (Ω)

How It Works

The Differential Pair Impedance Calculator computes odd-mode and differential impedance for edge-coupled microstrip traces — essential for USB, HDMI, PCIe, DDR, and Ethernet interfaces. Signal integrity engineers use this to achieve 100-ohm differential impedance (USB/HDMI) or 85-ohm (PCIe Gen3+) with the +/-10% tolerance required by interface specifications.

Per IPC-2141A Section 4.2.4, differential impedance Zdiff = 2 x Zodd, where odd-mode impedance accounts for mutual coupling between traces. The coupling factor follows an exponential relationship: Zodd = Z0 x (1 - 0.347 x e^(-2.09 x s/h)), where s is trace spacing and h is height above the reference plane. Tighter spacing (s/h < 1) increases coupling and reduces Zdiff by 10-25%.

Johnson/Graham's 'High-Speed Digital Design' shows that maintaining constant Zdiff throughout the route is critical: a 15% impedance discontinuity at a via transition causes 7% signal reflection, degrading USB 3.0 eye height by 15-20%. The 3H rule (spacing >= 3x dielectric height) provides -40 dB isolation between differential pairs per IPC-2141A.

For high-speed interfaces, length matching within the pair must be within +/-5 mils (0.127mm) to maintain skew below 1 ps — USB 3.2 Gen 2 (10 Gbps) allows maximum 10 ps intra-pair skew. Propagation delay difference of 6.1 ps/mm on FR4 microstrip means 1.6mm length mismatch violates this spec.

Worked Example

Problem: Design 90-ohm differential pair for USB 3.0 SuperSpeed on 4-layer FR4 (0.2mm prepreg to L2 ground, Er=4.3, 1oz copper).

Solution per IPC-2141A:

  1. Target: Zdiff = 90 ohm, so Zodd = 45 ohm
  2. Single-ended Z0 for reference: approximately 55 ohm at this geometry
  3. Required coupling: Zodd/Z0 = 45/55 = 0.82, giving 0.347 x e^(-2.09 x s/h) = 0.18
  4. Solve for s/h: s/h = 0.82, so s = 0.82 x 0.2mm = 0.164mm (6.5 mils)
  5. Trace width for 55 ohm Z0: W = 0.22mm (8.7 mils)
  6. Verify: Zdiff = 2 x 55 x (1 - 0.347 x e^(-1.71)) = 2 x 55 x 0.82 = 90.2 ohm
Length matching: USB 3.0 requires <5 ps intra-pair skew. At 6.1 ps/mm, maximum length mismatch = 0.82mm. Route with serpentine matching at 0.5mm increments.

Practical Tips

  • ✓Maintain constant trace spacing through entire route including at connectors — even 2mm of wider spacing increases Zdiff by 5-8% and degrades return loss by 3-4 dB.
  • ✓Use ground stitching vias every lambda/10 (15mm at 1 GHz) along differential pairs to maintain reference plane continuity per Johnson/Graham Chapter 6.
  • ✓For USB 3.0/PCIe: specify +/-7% Zdiff tolerance to fab (tighter than standard +/-10%) to ensure interface compliance with margin.

Common Mistakes

  • ✗Neglecting Er variation with frequency — FR4 Er drops from 4.5 to 4.2 between 100 MHz and 5 GHz, shifting Zdiff by 5-7%. Use frequency-corrected values for USB 3.0+ designs.
  • ✗Assuming linear spacing-impedance relationship — coupling follows exponential decay; doubling spacing from s/h=0.5 to s/h=1.0 only increases Zdiff by 8%, not 100%.
  • ✗Ignoring via transition discontinuity — standard PTH vias add 0.3-0.5 nH inductance, causing 5-10 ohm impedance spike. Use via-in-pad or back-drilling for >5 Gbps interfaces per IPC-2221B.

Frequently Asked Questions

Differential signaling provides 6 dB better noise immunity than single-ended (common-mode rejection). Per USB-IF compliance spec, 90-ohm +/-10% Zdiff is mandatory — non-compliant impedance causes >15% eye closure at 5 Gbps and fails USB certification. HDMI 2.1 (48 Gbps) requires +/-7.5% tolerance for reliable 12 Gbps per lane operation.
Spacing has exponential (not linear) effect: at s/h=0.5, Zdiff is 15% below 2xZ0; at s/h=2.0, Zdiff is within 3% of 2xZ0. The IPC-2141A formula Zodd = Z0 x (1 - 0.347 x e^(-2.09 x s/h)) shows coupling becomes negligible above s/h=3. For maximum signal density, use s/h=1.0 (10% coupling) as practical minimum.
The IPC-2141A equations are validated for Er = 2.5-6.0 (FR4, Rogers, Isola). Accuracy is +/-3% for standard geometries (0.1 < W/H < 3, 0.2 < s/h < 5). For exotic substrates (PTFE, ceramic) or extreme geometries, verify with 2.5D field solver. The calculator uses frequency-corrected Er for FR4 per Djordjevic-Sarkar model.
Four parameters per IPC-2141A: (1) trace spacing s — 20% of Zdiff variation range; (2) trace width W — 40% of variation; (3) dielectric height h — 30% of variation; (4) Er — 10% of variation. Manufacturing tolerance on h (+/-10%) causes +/-5% Zdiff variation, which is why controlled impedance fabs measure actual stack-up thickness.
Interface-dependent: USB 2.0 tolerates +/-15% Zdiff; USB 3.0/PCIe Gen3 require +/-10%; PCIe Gen4/5 and USB4 require +/-7%. Per IBIS-AMI simulation data, each 5% impedance error adds 2-3% to bit error rate at 10+ Gbps. For production, add 3% design margin to account for calculation uncertainty plus fab variation.

Shop Components

As an Amazon Associate we earn from qualifying purchases.

PCB Manufacturing (JLCPCB)

Affordable PCB fabrication with controlled impedance options

JLCPCB →

FR4 Copper Clad Laminate

FR4 laminate sheets for custom PCB prototyping

Amazon →

Thermal Paste

Thermal interface material for component heat management

Amazon →

Related Calculators

RF

Microstrip Impedance

Calculate microstrip impedance using Hammerstad-Jensen equations. Get Z0, effective dielectric constant, and propagation delay for PCB trace design. Free, instant results.

PCB

Trace Width

Calculate minimum PCB trace width for current capacity per IPC-2221 and IPC-2152. Get resistance, voltage drop, and power dissipation. Free, instant results.

PCB

Trace Resistance

Calculate PCB copper trace DC resistance from width, length, thickness, and temperature. Get sheet resistance and temp coefficient. Free, instant results.

PCB

Via Calculator

Calculate PCB via impedance, capacitance, inductance, and current capacity. Get aspect ratio and DFM warnings for through-hole and blind vias. Free, instant results.