Skip to content
RFrftools.io
PCB

PCB Via Stub Resonance Calculator

Calculate via stub resonant frequency, signal notch depth, and backdrill benefit for high-speed PCB design. Optimize stub length. Free, instant results.

Loading calculator...

Formula

Lstub=Tpcb(1−NlayerNtotal),fres=vp4LstubL_{stub} = T_{pcb}\left(1-\frac{N_{layer}}{N_{total}}\right),\quad f_{res} = \frac{v_p}{4 L_{stub}}

Reference: Eric Bogatin, "Signal and Power Integrity Simplified" 3rd ed.

L_stub— Via stub length (mm)
vp— Propagation velocity in dielectric (m/s)
εr— Dielectric constant
f_res— Quarter-wave resonant frequency (Hz)

How It Works

The Via Stub Resonance Calculator computes the quarter-wave resonant frequency of via stubs — essential for high-speed digital (>5 Gbps) and RF/microwave PCB design. Signal integrity engineers use this to identify frequency notches that cause 10-20 dB insertion loss at resonance, failing channel compliance for PCIe Gen4/5, USB4, and 100G Ethernet.

Per Johnson/Graham's 'High-Speed Digital Design,' a through-hole via creates a stub below the signal layer exit point. This stub acts as a quarter-wave resonator at f_res = c / (4 x L_stub x sqrt(Er)), where L_stub is the unused via barrel length. On a 1.6mm board with signal at layer 2 (0.2mm from top), the stub length is 1.4mm, resonating at 5.3 GHz on FR4 (Er=4.3).

Per IEEE 802.3 100GBASE-CR4 specs, maximum insertion loss at 12.5 GHz is 1.5 dB per via. A via stub resonating at 12 GHz causes 15+ dB notch — catastrophic for signal integrity. This is why back-drilling (controlled-depth drilling per IPC-6012E) is mandatory for 25+ Gbps channels, removing the stub to within 0.1-0.2mm of the signal layer.

Stub resonance Q-factor depends on via barrel resistance and dielectric loss. FR4 (tan_delta = 0.02) provides natural damping with Q approximately 10-15; low-loss materials like Rogers (tan_delta = 0.004) have Q = 50+, creating sharper notches. Counter-intuitively, lossy substrates may perform better at specific frequencies due to resonance damping.

Worked Example

Problem: a 6-layer, 2.4 mm board, FR4 at Er = 4.3. A 25 Gbps lane enters a through-hole via at the top and leaves on layer 3. How much of the barrel is stub, and where does it resonate?

The calculator locates the exit from the layer count, assuming evenly spaced layers:

  1. Stub length: L_stub = T(1 - N_layer/N_total) = 2.4 x (1 - 3/6) = 1.2 mm
  2. Effective velocity: v = c/sqrt(Er) = 299792458/sqrt(4.3) = 1.4457e8 m/s
  3. Quarter-wave resonance: f_res = v/(4 x L_stub) = 1.4457e8/(4 x 0.0012) = 30.12 GHz
  4. Backdrill benefit: removing the stub pushes the first resonance to roughly 3x, 90.36 GHz

For 25 Gbps NRZ the fundamental sits at 12.5 GHz, so a 30.12 GHz notch lands near the third harmonic — enough to matter for edge rates, not enough to close the eye on its own.

Move the exit down to layer 5 and the stub falls to 0.4 mm, pushing the resonance to 90.36 GHz and out of any band this link uses. Exit on layer 6, the last layer, and there is no stub at all: the calculator reports zero rather than a resonance.

Two things about this example were previously wrong, and both are worth naming. It computed the stub as thickness minus an exit depth in millimetres (2.4 - 0.4 = 2.0 mm), which is not the model the calculator implements — it works from the layer fraction, and for layer 3 of 6 the stub is 1.2 mm, not 2.0. And it divided a rounded 3e8 by sqrt(Er). The speed of light is exact by definition of the metre at 299792458 m/s; the rounded value is 0.07% high and shifted every frequency reported here.

Practical Tips

  • ✓Use HDI micro-vias for signals >10 Gbps — blind vias from L1 to L2 have no stub by design, eliminating resonance concerns up to 50+ GHz per IPC-2226.
  • ✓Specify back-drill depth with +0.1/-0.0mm tolerance to signal layer — leaves minimal stub while avoiding drilling into signal plane per IPC-6012E.
  • ✓For 25+ Gbps: place signal vias at layers closest to outer surfaces to minimize stub length even without back-drilling — saves cost on prototype boards.

Common Mistakes

  • ✗Ignoring layer position in stub calculation — a signal at layer 2 versus layer 4 on same board has dramatically different stub lengths and resonant frequencies. Always track signal layer, not just board thickness.
  • ✗Assuming back-drilling solves all problems — back-drill tolerance is +/-0.1mm per IPC-6012E; a 0.2mm residual stub still resonates at 37 GHz, affecting 112 Gbps PAM4 signals.
  • ✗Forgetting that stub resonance is bidirectional — the notch appears in both S21 (insertion loss) and S11 (return loss), causing both signal degradation and reflection.

Frequently Asked Questions

The unused portion of a through-hole via below the signal exit layer forms a transmission line stub terminated in an open circuit. Electromagnetic energy reflects at the open end, creating standing waves. At quarter-wave frequency, the stub presents a short circuit to the signal layer, causing maximum reflection (15-25 dB return loss degradation) per Johnson/Graham Chapter 5.
Three methods per IPC-6012E: (1) Back-drilling — removes stub barrel, most effective, adds $0.50-2.00/board; (2) Blind/buried vias — inherently stub-free, requires HDI process; (3) Layer planning — route signals on layers closest to exit surface. Back-drilling is standard for 25+ Gbps; HDI for 56+ Gbps.
When f_res falls within the signal bandwidth. For NRZ, bandwidth approximately 0.7 x bit_rate; for PAM4, approximately 0.35 x bit_rate. A 5 GHz resonance affects 7+ Gbps NRZ or 14+ Gbps PAM4. Per IEEE 802.3, 10GBASE-KR specifies via stub effects in channel model — above 10 Gbps, stub analysis is mandatory.
Yes — Er directly sets resonant frequency (f proportional to 1/sqrt(Er)). FR4 (Er=4.3) resonates 15% lower than Rogers RO4003C (Er=3.38) for same stub length. Loss tangent affects Q-factor: low-loss materials create sharper, deeper notches. Paradoxically, standard FR4 may outperform low-loss laminates at stub resonance frequencies due to damping.

Related Articles

Signal Integrity

Eye Diagram Analysis: Validating 10 Gbps SerDes

How much insertion loss a 10 Gbps SerDes lane can take: a Touchstone S21 through the Eye Diagram tool, with eye height, width and jitter against data rate.

PCB Design

FDTD Simulation: Why 10 Gbps Signals Hate Via Stubs

A step-by-step guide to running an FDTD simulation of a through-via transition in FR-4: setting up the simulation and interpreting the S11/S21 results.

Advanced Simulation Tools

FDTD Transmission Line Simulator

Solve microstrip stubs, coupled-line filters, via transitions, and step discontinuities across a ladder of named solve modes — from a 2D cross-section in seconds to a fine 3D openEMS field solve. S-parameters, Smith chart, and impedance analysis.

Shop Components

As an Amazon Associate we earn from qualifying purchases.

PCB Manufacturing (JLCPCB)

Affordable PCB fabrication with controlled impedance options

JLCPCB →

FR4 Copper Clad Laminate

FR4 laminate sheets for custom PCB prototyping

Amazon →

Thermal Paste

Thermal interface material for component heat management

Amazon →

Related Calculators

PCB

Differential Via

Calculate differential impedance and insertion loss for a via pair, including the stub resonance that dominates a via transition long before conductor and dielectric loss matter.

PCB

Via Calculator

Calculate PCB via impedance, capacitance, inductance, and current capacity. Get aspect ratio and DFM warnings for through-hole and blind vias. Free, instant results.

PCB

Power Plane Impedance

Calculate PCB power plane impedance, capacitance, inductance, and resonant frequency for PDN design. Optimize your power delivery network. Free, instant results.

PCB

Controlled Z

Calculate characteristic impedance for surface microstrip, embedded microstrip, and stripline PCB traces. Get Z0, effective Er, and target trace width. Free, instant results.